POWER 6 Details
Posted on: 10/12/2006 01:55 AM

It's the fall, so that means it is time for the major designers of processors and other related electronics to converge on Silicon Valley for the In-Stat Microprocessor Forum. IBM's Brad McCredie, who works for the Systems and Technology Group as the chief architect of the future Power6 processor, gave his presentation at the forum, and divulged a lot of the inner workings of the device. There's a lot of stuff in this chip, which is what you would expect from a device with around 750 million transistors.

McCredie reiterated at Microprocessor Forum that the Power6 chip will run in the 4 GHz to 5 GHz clock speed range, which IBM divulged this year--and added that it would be closer to 5 GHz.

More here.

Printed from 2CPU.com (http://www.2cpu.com/contentteller.php?ct=news&action=story&page=power_6_details.html)